

HIGHER TECHNICAL INSTITUTE

ELECTRICAL ENGINEERING DEPARTMENT

DIPLOMA PROJECT

VIRTUAL CLASS
DIGITAL ELECTRONICS

E/1314

BY: KYPROS HADJISTYLLIS

JUNE 2003

HIGHER TECHNICAL INSTITUTE

ELECTRICAL ENGINEERING DEPARTMENT

DIPLOMA PROJECT

VIRTUAL CLASS DIGITAL ELECTRONICS

E/1314

BY: KYPROS HADJISTYLLIS

JUNE 2003

HIGHER TECHNICAL INSTITUTE	PROJECT NO. 3395
----------------------------------	-------------------------

VIRTUAL CLASS DIGITAL ELECTRONICS

BY: KYPROS HADJISTYLLIS

PROJECT REPORT SUBMITTED TO THE
ELECTRICAL ENGINEERING DEPARTMENT OF
HIGHER TECHNICAL INSTITUTE NICOSIA
CYPRUS

IN PARTIAL FULLFILLMENT OF THE
REQUIREMENTS FOR THE DIPLOMA OF
TECHNICIAN ENGINEER IN ELECTRICAL
ENGINEERING

JUNE 2003

PROJECT SUPERVISOR:
MR.THEOPEMPTOU CHARALAMPOS



ACKNOWLEDGMENTS

I would like to thank my project supervisor Mr. Charalampos Theopemptou for providing me the opportunity to work on this project.

I would also like to thank my colleague and friend of mine Savva Marios for his help during the web page designing

How to use the CD

1. You double click on your cd drive (E:)
2. To access the web page find the “index” file and double click
3. On the left there is a list of the chapters that my project contains.
4. To access the project work in Microsoft Word find the “project” file and double click.
5. The CD is read only so u may not make any changes.

TABLE OF CONTENTS

TABLE OF CONTENTS	1
INTRODUCTION IN DIGITAL	3
The octal system : 8 is base	8
The binary system	10
Addition – Binary addition	11
Subtraction – binary subtraction	11
Multiplication – Binary multiplication	11
CONVERTION	13
Conversion from decimal to binary	13
From binary to hex	13
From binary to octal	14
Binary Coded Decimal (B.C.D)	14
BOOLEAN ALGEBRA	16
ELECTRONIC GATES	19
The AND Gate	19
The OR Gate	21
The Inverter (NOT gate)	22
• The Exclusive OR Gate	24
• The NAND Gate	24
The NOR Gate	25
Introduction to Karnaugh maps (K-maps)	27
Translating K-maps into circuits	32
SEQUENTIAL CIRCUITS	36
CLOCKED S-R Flip-Flop	36
+Ve edge triggered D-LATCH	38
TTL technology	39
Switch debounce	42
Monostables	45
Timing Diagram	46
Retriggerable monostable	46
Missing pulse detector	47
Comparators	48
(Hysterisis effect)	49

Other circuits _____	51
TRUTH TABLE _____	52
<i>Multiplexer</i> _____	53
SEMICONDUCTOR MEMORIES _____	54
DRAMs _____	54
Static RAMs _____	54
<i>A simple ROM</i> _____	55
<i>Memories</i> _____	60
Expected pin-outs of ROM _____	60
General memory specifications _____	61
RAM ICs _____	62
Memory Design _____	63
<i>Microprocessors</i> _____	65
Adding reset _____	66
<i>Demultiplexing of the address and Data bus</i> _____	67
Memory and Input-Output ports _____	68